Ronak Shah, Dharmsinh Desai University, India

Hazard in digital circuits is unnecessary transitions due to gate propagation delay in that circuit. Hazards occur due to uneven delay offered in the path of the various ongoing signals. One of the important reasons for power dissipation in CMOS circuits is the switching activity .This include activities such as spurious pulses, called glitches. Power optimization techniques that concentrate on the reduction of switching power dissipation of a given circuit are called glitch reduction techniques. In this paper, we analyse various Glitch reduction techniques such as Hazard filtering Technique, Balanced Path Technique, Multiple Threshold Technique and Gate Freezing Technique. Using simulation, we also measure the parameters such as noise and delay of the circuits on application of various techniques to check the reliability of different circuits in various situations.

Glitch, Power dissipation, Gate freezing, balanced path delay, multiple threshold transistor, Hazard filtering, Noise, Delay and switching activity.